**UTILITY PATENT APPLICATION TRANSMITTAL** (Large Entity)

POU9-2000-0030-US1

Total Pages in this Submission

Docket No.

(Only for new nonprovisional applications under 37 CFR 1.53(b))

#### TO THE ASSISTANT COMMISSIONER FOR PATENTS

PTC			Box Patent Application Washington, D.C. 20231	
Transm	ittec	l her	ewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent applicati	
invention				- A
5101	KAG	·E 13	OLATION EMPLOYING SECURED SUBSPACE FACILITY	2ø u.s. 19/536952
and inv				jc G
Carl	Е. С	lark,	Steven J. Greenspan	
If a CC	ITN	NUA	TION APPLICATION, check appropriate box and supply the requisite information:	_
□ C	onti	nuat	ion   Divisional   Continuation-in-part (CIP) of prior application No.:	
Which	is a	:		
		nuat	ion 🔲 Divisional 🗀 Continuation-in-part (CIP) of prior application No.:	
Which				
L C	onti	nuat	ion   Divisional   Continuation-in-part (CIP) of prior application No.:	
<sup>f</sup> Engles	ad a			
Enclos	eu a	ie:	Application Elements	
*				
1.	X	Hilin	g fee as calculated and transmitted as described below	
2.	X	Spe	cification having pages and including the following:	
	a.	X	Descriptive Title of the Invention	
	b.		Cross References to Related Applications (if applicable)	
\$	C.		Statement Regarding Federally-sponsored Research/Development (if applicable)	
4	d.		Reference to Microfiche Appendix (if applicable)	
	e.	X	Background of the Invention	
	f.	X	Brief Summary of the Invention	
	g.	X	Brief Description of the Drawings (if drawings filed)	
	h.	X	Detailed Description	
	i.	X	Claim(s) as Classified Below	
	j.	X	Abstract of the Disclosure	

# The first first and the first in made then mile first and then the first and the first the first and the first

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. **POU9-2000-0030-US1** 

Total Pages in this Submission

3.	X	Drawing(s) (when necessary as prescribed by 35 USC 113)				
	a.	X	Formal	Number of Sheets	Nine (9)	
	b.		Informal	Number of Sheets		
4.	X	Oat	h or Declaration			
	a.		Newly executed (or	iginal or copy)	Unexecuted	
	b.		Copy from a prior a	pplication (37 CFR 1.63	(d)) (for continuation/divis	ional application only)
	C.	X	With Power of Attor	ney 🗌 Without Po	wer of Attorney	
	d.		DELETION OF INV Signed statement a see 37 C.F.R. 1.63(	ttached deleting invento	r(s) named in the prior	application,
5.		Incorporation By Reference (usable if Box 4b is checked)  The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.				
6.		Con	mputer Program in M	icrofiche (Appendix)		
7.		Nuc	cleotide and/or Amino	Acid Sequence Submis	ssion <i>(if applicable, all n</i>	nust be included)
	a.		Paper Copy			
•	b.	☐ Computer Readable Copy (identical to computer copy)				
	C.	☐ Statement Verifying Identical Paper and Computer Readable Copy				
				Accompanying A	pplication Parts	
8.		Assignment Papers (cover sheet & document(s))				
9.		37 CFR 3.73(B) Statement (when there is an assignee)				
10.	* 🗆	English Translation Document (if applicable)				
11.	X	Info	rmation Disclosure S	tatement/PTO-1449	Copies of IDS Cita	ations
12.		Pre	liminary Amendment			
13.	X	Ack	nowledgment postca	rd		
14.	×	Cer	tificate of Mailing			
			First Class 🗷 E	xpress Mail (Specify La	bel No.): EL497287185	US

**Application Elements (Continued)** 

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No. **POU9-2000-0030-US1** 

Total Pages in this Submission

	Ac	companying Ap <sub>l</sub>	plication Pa	rts (Continued)	
15.  ☐ Certified	d Copy of Priority	Document(s) (if fo	oreign priorit	/ is claimed)	
16. 🗌 Addition	nal Enclosures <i>(ple</i>	ease identify below	w):		
		Fee Calculat	tion and Tra	ınsmittal	
		CLAIMS A	S FILED		
For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	31	- 20 =	11	× \$18.00	\$198.00
ndep. Claims	4	- 3 =	1	× \$78.00	\$78.00
Multiple Dependen	t Claims (check i	f applicable)	]		\$0.00
				BASIC I	FEE \$690.00
OTHER FEE (spec	ify purpose)				\$0.00
				TOTAL FILING I	*\$966.00
as described be  X Charge  X Credit a  Charge  Charge	oner is hereby auth clow. A duplicate the amount of any overpayment. any additional fili	norized to charge copy of this sheet \$966.00 as ng fees required t in 37 C.F.R. 1.18	and credit D t is enclosed s filing fee. under 37 C.F at the maili	F.R. 1.16 and 1.17. ng of the Notice of Allowance	e,
Dated: March 28,	2000		Re Re At HI 5 (	vin P. Radigan g. No. 31,789 torney for Applicants ESLIN & ROTHENBERG, P. Columbia Circle bany, NY 12203 lephone (518)452-5600	

#### CERTIFICATE OF MAILING BY "EXPRESS MAIL"

In Re Application of: Clark et al.

Title: STORAGE ISOLATION EMPLOYING SECURED SUBSPACE FACILITY

Attorney Docket No.: POU9-2000-0030-US1

"EXPRESS MAIL" MAILING LABEL NO. \_\_\_\_\_EL497287185US

Date of Deposit \_\_\_\_\_\_March 28, 2000

I hereby certify that this paper is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and addressed to Box PATENT APPLICATION, Assistant Commissioner For Patents, Washington, D.C. 20231.

Robyn Dunlavey

(Typed or printed name of person mailing paper or fee)

(Signature of person mailing paper or fee)

Enclosures:

- \* Utility Patent Application Transmittal (Large Entity) (3 pp.) (in duplicate)
- \* U.S. Patent Application which includes: (Specification - 18 pp.; 31 Claims - 10 pp.; Abstract - 1 p.).
- Declaration and Power of Attorney For Patent Application (3 pp.) (unsigned)
- Information Disclosure Citation (1 p.) w/references (2 cited)
- Nine (9) sheets of formal drawings
- Two (2) Postcards

10

15

20

25

## STORAGE ISOLATION EMPLOYING SECURED SUBSPACE FACILITY

#### Technical Field

This invention enhances the reliability of computer system operation by isolating data (including programs) in virtual subspaces from programs and other virtual subspaces in the same subspace group. More particularly, this invention ensures subspace isolation notwithstanding execution of applications in address register addressing mode.

#### Background of the Invention

It is common to have a family of programs and data that are intertwined in their relationship and their execution, such that a high rate of switching is essential among the different programs and there is shared use of the databases in the family. Such a family of programs and data are often supported by a software subsystem (operating under an operating system). The subsystem often handles a large number of transactions that are concurrently accessing a large number of different programs and databases in the family. For example, the transactions of banking tellers (both humans and machines) in a multi-branch banking complex may concurrently use deposit programs and withdrawal programs (that share the same database, i.e., customer accounts), credit check programs and their databases, and numerous other related banking programs and databases, all of which are being accessed concurrently by a set of transaction programs invoked by individual requests for service.

10

15

20

Such programs and data have been found to be usable at their fastest potential rate when they are all in a single address space (AS) being accessed from one or more CPUs. However, subsequent experience has indicated significant failures in the execution of such programs, due to incorrect store operations by an executing program wiping out part of another or a database. Such execution failures have temporarily terminated the operation of a multi-branch banking business dependent on such a system. A programming system failure that causes a temporary outage of an entire business is usually considered a non-tolerable option, regardless of its speed of operation. Also, incorrect store operations that do not result in a system failure, but invalidly modify data and perpetuate without being detected are non-tolerable, difficult to detect program failures.

One way to prevent such program failures is to isolate the different programs and databases from each other in their system, so that one program cannot access another program or database in the system. One such storage isolation approach is presented in commonly assigned United States Letters Patent 5,361,356, by Clark et al., entitled "Storage Isolation With Subspace-Group Facility," the entirety of which is hereby incorporated herein by reference.

In this prior patent, a Branch in Subspace Group (BSG) instruction is executed in problem state (for example by an application program) for providing a fast instruction branch between address spaces within a restricted group of address spaces called a subspace group. The subspace group contains two types of address spaces: a base space and any number of subspaces. The subspace group is set up in a control table associated with each dispatchable unit (DU). This DU

10

15

20

25

30

control table contains: an identifier of a base space, an identifier of an access list that contains identifiers of all subspaces in the subspace group, an indicator of whether CPU control was last given to a subspace or to the base space, and an identifier of a last entered subspace in the group. The BSG instruction has an operand defining a general register containing the target virtual address and an associated access register containing an access-list-entry token (ALET) defining the target address space. The ALET indexes to a target subspace identifier in the access list, and then the associated virtual address locates the target instruction in the identified target address space. BSG instruction execution controls restrict the BSG branching only to an instruction in the subspace group.

Applicants have discovered that one restriction on the above-noted process is that secured subspace isolation was achieved only for primary and secondary space addressing, and not achieved for access register addressing while running with subspace active. Prohibiting the usage of access register addressing allows for a secure subspace environment, but limits the general applicability of secured subspaces on many systems, such as an International Business Machines S/390 Operating System. IBM markets a transaction manager which runs on S/390 and is referred to as Customer Information Systems (CICS). A CICS's direction to use subspaces for transaction isolation within an open transaction environment (OTE) for CICS applications would not be consistent nor acceptable unless access register addressing is available for the CICS applications and resource managers that the applications called.

In view of the above, applicants have discovered there is a need in the art to further extend the teachings of

10

15

20

25

subspace isolation to allow usage thereof in an access register addressing mode with secured subspace isolation.

#### Disclosure of the Invention

The shortcomings of the prior art are overcome and additional advantages are provided through the provision of a method for producing secured subspaces for transactions to be run. The method includes: from an operating system task, attaching a subtask that will restrict application addressing; and wherein the attaching includes defining a subspace address environment as home space within a dispatchable unit access list associated with the subtask.

In another aspect, this invention provides at least one program storage device readable by a machine, tangibly embodying at least one program of instructions executable by the machine to perform a method for producing a secure subspace for a transaction. The method includes: from an operating system task, attaching a subtask that will restrict application addressing; and wherein the attaching includes defining a subspace address environment as home space within a dispatchable unit access list associated with the subtask.

In a further aspect, a system is provided for producing a secure subspace for a transaction. The system includes means for attaching, from an operating system task, a subtask that will restrict application addressing. The means for attaching includes means for defining a subspace address environment within a dispatchable unit access list associated with the subtask.

10

15

20

25

30

To restate, provided herein is a technique for ensuring secured subspaces notwithstanding execution of applications in address register addressing mode. Secured subspaces provide an environment for a server, transaction manager or work manager to provide isolation and protection from multiple concurrent users, transactions or work requests running under separate tasks within a single address space. The server or manager's programs and data may be common to the multiple users and yet isolated and private from other servers or other address spaces allowing for the individual users or task to access the server or manager's functions and yet still have programs and data that are isolated and private to each individual task. If the user or task's application desires to create a multi-tasking environment itself, those additional tasks it creates will share the requesting application's subspace environment, while still being isolated and protected from other user subspace The server or work manager may also use the environments. facilities to provide isolation and protection of certain of its own programs and data from the users or work requests that it is processing.

Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered part of the claimed invention.

#### Brief Description of the Drawings

The above-described objects, advantages and features of the present invention, as well as others, will be more readily understood from the following detailed description of certain preferred embodiments of the invention, when

considered in conjunction with the accompanying drawings in which:

- FIG. 1 depicts one example of a block diagram of

  hardware components of a system to employ a secure subspace
  facility in accordance with the principles of the present
  invention;
- FIG. 2 depicts one embodiment of a main task and a dispatchable unit access list (DU-AL) structure associated therewith for a conventional transaction manager;
  - FIGS. 3A & 3B depict a flowchart of one embodiment for creating a secured subspace facility in accordance with the principles of the present invention;
- FIG. 4A depicts one embodiment of home/base space

  storage to be assigned to individual subspaces in accordance with the secured subspace facility embodiment of FIGS. 3A & 3B;
  - FIG. 4B depicts one embodiment of home space storage and associated subspace assignment in accordance with the secured subspace facility embodiment of FIGS. 3A & 3B;
  - FIG. 4C depicts one embodiment of a main task, its associated dispatchable unit access list, and home space and subspace assignment in accordance with the secured subspace facility embodiment of FIGS. 3A & 3B;
- FIG. 4D depicts one embodiment of the structures of FIG. 4C further depicting creation of a subtask from the main task and an associated DU-AL wherein home space is assigned subspace 1 in accordance with the secured subspace

15

facility embodiment of FIGS. 3A & 3B and the principles of the present invention;

- FIG. 5 depicts one embodiment of a main task, its associated DU-AL and four associated subtasks each having a home space defined in an associated DU-AL as a different subspace in accordance with the secured subspace facility embodiment of FIGs. 3A & 3B and the principles of the present invention;
- FIG. 6 graphically depicts one embodiment of secured subspace isolation attained in accordance with the principles of the present invention employing, for example, four subtasks as depicted in FIG. 5; and
  - FIG. 7 depicts one embodiment of a main task, associated dispatchable unit access list, and multiple subtask generation in accordance with the secured subspace facility embodiment of FIGS. 3A & 3B and the principles of the present invention.

#### Best Mode for Carrying Out the Invention

In general, this invention defines a software structure which provides a subspace environment for secured subspace isolation and permits access register addressing when secured subspace is active. This is accomplished by defining the content of the dispatchable unit's (DU's) access list's entry (ALET) to contain the subspace's address space number (ASN) second table entry origin (SSASTEO). Subspace tasks can then be created with a secure addressing environment for programs running under those tasks in either primary, secondary or access register addressing mode.

10

One embodiment of a computing environment incorporating and using the capabilities of the present invention is depicted at FIG. 1. Computing environment 100 is based, for instance, on the Enterprise Systems Architecture (ESA)/390 offered by International Business Machines Corporation, Armonk, New York. ESA/390 is described in an IBM publication entitled Enterprise Systems Architecture/390 Principles of Operation, IBM publication No. SA22-7201-04, June 1997, which is hereby incorporated herein by reference in its entirety.

Computing environment 100 includes, for instance, a main storage 102, one or more central processing units (CPUs) 104 and one or more input/output (I/O) devices 106.

In general, input devices 106 are used to load data and/or programs into main storage 102, and central 15 processing units 104 are used to access the stored programs or data from main storage. Main storage 102 includes one or more address spaces 108, where an address space is a consecutive sequence of integer numbers (or virtual addresses), together with the specific transformation 20 parameters which allow each number to be associated with a byte location in storage. Typically, an entire virtual address space 108 is not resident within main storage. Instead, only that portion associated with a program or data being accessed or used by one or more of the processors is 25 resident within the main storage.

An address space containing a currently dispatched task control block (TCB) or dispatchable unit is referred to herein as a base address space or base space. In a current implementation of the IBM OS/390 operating system, the base space is equivalent to the home address space (home space)

10

15

20

25

30

which is described in detail in the above-incorporated IBM Principles of Operation publication. However, in other operating systems, the base space could be distinct from the home space. Also, reference United States Letter Patent No. 5,493,661, by Alpert et al., entitled "Method and System for Providing a Program Call to a Dispatchable Unit's Base Space", the entirety of which is hereby incorporated herein by reference.

FIG. 2 depicts one embodiment of a main task arising under, for example, the above-discussed CICS transaction manager running on an IBM S/390 system. The main task has associated therewith a dispatchable unit - access list (herein referred to as a DU-AL) which identifies the address environment for the main task. In addition to primary and secondary addressing, the access list includes an access list entry (ALE 2) initialized with the home space address space table entry (ASTE) whenever a dispatchable unit is created (e.g., a task, its dispatchable unit control table (DUCT) and the associated DU-AL created through the ATTACH service described in an IBM publication entitled "IBM OS/390 MVS Assembler Services Reference", publication no. GC 28-1910-09, the entirety of which is hereby incorporated herein by reference). ALE 2 initialized with the home space ASTE enables any program running in access register mode to access the entire home space, within the boundaries of the key protection facilities. Typically, the home space and the base space comprise the same space. Addressing ranges in the base space can be reserved and separate ranges allocated exclusively to individual subspaces (defined in the above-incorporated S/390 Principles of Operation). limits the addressing scope of programs running with subspace active to the ranges reserved for their current subspace. However, this isolation does not apply when the

10

15

20

25

program runs in access register addressing mode. An ALET 2 in an access register (AR) qualified address provides the program addressing access to the home space, hence the base space and to all areas that the subspace should not be privileged to access. As noted above, the solution to this problem has been to restrict the transaction manager such that when in secured base space mode, access register addressing mode is unavailable.

In contrast, the solution presented herein achieves secured subspace isolation and allows access register addressing by attaching a subtask that will restrict application addressing. Specifically, the attaching includes defining a subspace address environment as home space within the dispatchable unit access list (DU-AL) associated with the subtask. By initializing the ALE 2 value to the subspace ASTE origin instead of the home space ASTE when the subtask and its DU-AL are created and initialized, the subtask is unable to access home space of the main task and therefore access register addressing can be employed. The addressability of any program running with subspace active will then be limited to its subspace addressing environment whether the program is running in primary or access register addressing mode. embodiment, the IBM S/390 ATTACH service is modified (as described below) to support an option to create tasks with a subspace addressing environment. The attaching task's current subspace environment then will be the subspace addressing environment used to initialize the attached task's DU-AL ALE 2 value to the subspace's ASTE origin.

In an OS/390 implementation, this structure is possible because the content of ALE 2 of the DU-AL is an S/390 software convention. This does not effect control register

20

25

30

13 (i.e., a hardware control register defined in the IBM S/390 Principles of Operations) which contains the home space segment table descriptor (STD). The CR 13 home space STD is architecturally defined and implemented by hardware to be used for address and instruction accesses whenever running in home space mode. Since programs must be authorized to SAC (i.e., a hardware instruction "Set Address Space Control" defined in the IBM S/390 Principles of Operations) to home-space mode, the secured subspace concept of isolation for problem state programs is not effected by keeping the current architecture definition of CR 13.

Note that the present invention is related in one aspect to the addressing capabilities within a subspace active environment. Architecture and hardware for a branch in subspace group is discussed in the above-incorporated U.S. Letters Patent No. 5,361,356.

FIGS. 3A & 3B depict one embodiment for creating a secure subspace environment in accordance with the principles of the present invention. A task management function running under a main task can create a secured subspace environment for each transaction to be run in a transaction isolation environment wherein the transactions are unable to access each others' assigned memory. the main task, the transaction manager creates n subspaces by first obtaining storage in the home space to be assigned to individual subspaces 300. Note that as one embodiment, the functions depicted in FIGS. 3A & 3B and described herein are available with IBM's System 390 operating system, i.e., unless otherwise indicated. Also note that there is one home space/base space per CICS region that is started in the S/390 system. Next, the storage range eligible for subspace assignment is identified, for example, using the IBM OS/390

10

15

20

25

30

"IARSUBSP" service 310. All other storage will be available to the base space and its subspaces as storage is obtained. FIG. 4A depicts one embodiment of a home/base space showing four different areas of storage obtained and identified.

Next, a subspace is created, for example, using the "IARSUBSP" create service of the OS/390 system 320. A space token (STOKEN) is received that represents the subspace.

Note that the identified range is not made available to the subspace. FIG. 4B depicts one embodiment of a home space having four ranges A, B, C & D and an associated subspace showing that the corresponding ranges are not yet addressable in the subspace.

A subspace is thereafter added to the main task's DU-AL, for example, using the OS/390 "ALESERV" (access list entry) ADD service 330. An ALET is received back that represents the subspace, for example, ALET 3 as shown in FIG. 4C, wherein the subspace is now labeled subspace 1.

A range of storage that transactions running in the subspace can access is assigned, e.g., using the OS/390 "IARSUBSP" assign service 340. For example, the service allocates and assigns storage A and makes that valid in subspace 1 as shown in FIG. 4C, wherein the crosshatch signifies not valid.

A branch specifying the access list entry (ALE) to the desired function is next performed which makes the subspace the active addressing environment. In one embodiment, this comprises a BSG hardware instruction 350. Note that after the BSG instruction, the subspace (for example, subspace 1 of FIG. 4C) becomes the active primary and secondary address space for the task. All instructions and data accesses from

10

15

20

25

30

primary or secondary addressing will come from and be limited to the subspace's addressing range. However, an application at this point in access register addressing mode can still address the home space via ALET 2. This issue is addressed by the present invention.

As noted above, the solution presented herein to attach a subtask that will restrict application addressing 360. A subtask can be attached for each transaction to be run using secured subspaces. Each attached subtask has a subspace address environment as home space within the dispatchable unit access list associated with that subtask. is shared subspaces between the subtask and the main task, but isolated subspaces between independently attached subtasks. The ability to share subspaces is provided, in one example, through the IBM OS/390 Attach service described in the above-incorporated IBM OS/390 MVS Assembler Services Reference publication. However, a new parameter "ADDRENV" is defined as described herein for the ATTACHX macro. ATTACHX macro is a means for programs to request the IBM OS/390 Attach Service. This new parameter permits a task that has created a subspace to attach a subtask and limit the addressability of the subtask to the addressing environment defined by the subspace. Subtasks attached with this subspace limited addressability can be designated as "subspace tasks". Subspace tasks can only attach tasks that are also subspace tasks. This new ATTACHX parameter, supports two options, namely, ADDRENV=SAME and ADDRENV=SUBSP. ADDRENV=SAME specifies that the attached task will be attached with the same primary mode addressing environment of the attaching task. The primary mode addressing environment is exclusive of the addressing environment that can be created through the IBM OS/390 ALCOPY service processing for the DU-AL addressing

10

15

20

25

30

environment. The attached task's home ALET (ALET 2) ASTE designation for an ADDRENV=SAME request will be the same ASTE designation as the home ALET of the attaching task.

ADDRENV=SUBSP specifies that the attached task will be attached with the subspace addressing environment that was active when the attach was issued. The task issuing the ATTACHX request must own the subspace and establish the subspace as the current active subspace before issuing the ATTACHX. The new task will be attached with subspace active and have an addressing environment limited to the addresses accessible to that subspace. The ATTACH service will designate the task as a subspace task.

These subspace tasks are limited to attaching only subspace tasks with the SAME or a new SUBSP addressing environment. A subspace task cannot attach a base/space task, e.g., a task that is not a subspace task.

When a task is attached with ADDRENV=SUBSP, the attached task will receive control with the SUBSPACE as the active subspace. The home ALET of the task will be set to the SUBSPACE'S ASTE. An AR-qualified address specifying the home ALET will designate the subspace and its addressing environment. A task running with subspace-active is either the owner of the subspace or is an attached subspace task created by the owner of the subspace. A subspace task could also attach another subspace task with the subspace being shared with that task. However, the owning task of the subspace is still the parent or guardian task of any subspace task using that subspace. Therefore, the owning task cannot terminate and delete the subspace until the subspace tasks using the subspace have terminated.

10

15

20

25

30

This structure guarantees that a subspace owning task will not terminate and attempt to delete the subspace if there are any subtasks actively using the subspace. This simplifies the process and serialization for managing the deletion of subspaces.

By way of example, in the IBM CICS transaction server open transaction environment (OTE), an open CICS application has the option to be run under an OTE task. This task will be created as a subspace task by the CICS main or quasi/reentrant (Q/R) task. The Q/R task will create many OTE tasks and each one will be created as a subspace task with its own subspace to provide transaction isolation between the multiple transactions. The Q/R task will own the subspaces that define the addressing environments for the open transactions. A transaction will run under an OTE task with the subspace protection. However, if the transaction requests a CICS function that has not been rewritten as a re-entrant function, CICS will move the transaction to the Q/R task and run the function under the Q/R task. transaction runs under the Q/R, its subspace environment will be made active by CICS identifying the subspace on its DU-AL (the Q/R task's dispatchable unit's access list) that is associated with the transaction and then branching (BSG) to that subspace. Subspace sharing allows this to be done. Without subspace sharing, the subspace's designation would have to be moved from the OTE task's access list to the Q/R task's access list and vise/versa.

Returning to FIG. 3B, by using the above-described attach function, a subtask is created that will restrict application addressing in primary, secondary and access register mode to the subspace. By way of example, this structure can be attained using the IBM OS/390 ATTACHX

service discussed above wherein the home space of the dispatchable unit access list associated with the subtask is assigned the subspace address environment (reference FIG. Note that when the application receives control running under the subtask, the application will be limited 5 such that it cannot access other subspaces/transaction areas (e.g., B, C & D in FIG. 4D) when employing primary, secondary or access register mode addressing and when subspace is active. The utilization of the subspace as the subtask's home space (ALET 2) permits base control programs 10 to continue to access base control program (BCP) structures using ALET 2, but restricts addressing storage not assigned to the subspace. Hence, the application running under the subtask will not be able to access other transactions/ application addressable areas. 15

The processing of FIGs. 3A & 3B, and in particular STEPS 320-360, is repeated for each subspace environment required to provide transaction isolation, 370.

FIG. 5 depicts one example of the results from repeating STEPS 320-360 for four different subtasks, and 20 shows their secured subspace environments such that transaction/applications running under the individual subtasks are restricted from accessing the assigned storage of the transactions/applications running under different subtasks. For example, as shown in FIG. 6, applications 25 under subtask1 cannot address assigned storage areas B, C & Applications under subtask2 cannot address assigned storage areas A, C & D. Applications under subtask3 cannot address assigned storage areas A, B & D and applications under subtask4 cannot address assigned storage areas A, B & 30 C. Again, each defined subtask has an associated

10

15

20

25

30

dispatchable unit access list with the corresponding subspace defined as home space in ALET 2 as shown in FIG. 5.

FIG. 7 depicts one embodiment of the main task and its associated access list of FIG. 1, which again employs secured subspaces in accordance with the principles of the present invention. In this embodiment, the main task attaches a first subtask (task A1) and a second subtask (task B) directly, for example, using the above-described modified ATTACHX service of the IBM OS/390 system. address environment in these attaches is defined as ADDRENV=SUBSP. In both the access list for task A1 and the access list for task B, the home space is defined as a corresponding subspace (SS1, SS2 respectively). A transaction running under task A1 can itself create a subtask, for example, task A2. However, task A2 is defined to have the same address environment as task A1, i.e., This feature is advantageous in that subspace1. applications can create a multi-tasking environment themselves. All subtasks created in this environment are limited to sharing the subspace of the attaching task.

The present invention can be included in an article of manufacture (e.g., one or more computer program products) having, for instance, computer usable media. The media has embodied therein, for instance, computer readable program code means for providing and facilitating the capabilities of the present invention. The article of manufacture can be included as a part of a computer system or sold separately.

Additionally, at least one program storage device readable by a machine, tangibly embodying at least one program of instructions executable by the machine to perform the capabilities of the present invention can be provided.

10

The flow diagrams depicted herein are just examples. There may be many variations to these diagrams or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order, or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.

Although preferred embodiments have been depicted and described in detail herein, it will be apparent to those skilled in the relevant art that various modifications, additions, substitutions and the like can be made without departing from the spirit of the invention and these are therefore considered to be within the scope of the invention as defined in the following claims.

2

3

4

5

6

7

8

1

2

3

4

5

#### Claims

1	1. 7	A	method	for	producing	а	secure	subspace	for	a
2	transaction	n,	said n	netho	od comprisi	lng	<b>3</b> :			

- from an operating system task, attaching a subtask that will restrict application addressing; and
- wherein said attaching includes defining a
  subspace address environment as home space within a
  dispatchable unit access list (DU-AL) associated with
  said subtask.
  - 2. The method of claim 1, wherein said subtask comprises a first subtask, said subspace comprises a first subspace and a first application runs under said first subtask, and wherein said method further comprises repeating said attaching to define a second subtask having a second subspace address environment as home space within a DU-AL associated with said second subtask, wherein a second application runs under said second subtask.
  - 3. The method of claim 2, wherein said first subspace is isolated from said second application and said second subspace is isolated from said first application notwithstanding execution of said first application or said second application in address register addressing mode.
- 1 4. The method of claim 2, wherein said operating
  2 system task and said first subtask share said first
  3 subspace, and said operating system task and said second
  4 subtask share said second subspace.

2

3

1	5. The method of claim 2, further comprising
2	repeating said subtask attaching for n additional subtasks,
3	each subtask of said n additional subtasks having a
4	different subspace address environment as home space within
5	its associated DU-AL, wherein each subspace of said first,
6	second and n additional subtasks is isolated from an
7	application running under any other subtask of said first,
8	second and n additional subtasks.

- 6. The method of claim 5, wherein each subspace address environment of said first, second and n additional subtasks comprises a different subspace of an address environment of said operating system task.
- 7. The method of claim 1, further comprising prior to said attaching:
- 3 creating said subspace;
- adding said subspace to a DU-AL associated with said operating system task;
- assigning a range of storage that an application running in the subspace can access; and
- performing a branch in subspace group (BSG) to make the subspace the active addressing environment.
- 8. The method of claim 7, wherein said performing the BSG comprises employing a BSG instruction to specify an access list entry (ALET) in the DU-AL associated with said operating system task.

- 9. The method of claim 1, wherein said subtask comprises a first subtask and a first application runs under said first subtask and wherein said method further comprises creating a second subtask from said first subtask, said creating comprising from said first subtask, attaching said second subtask thereto, said second subtask also having said subspace address environment as home space within a DU-AL associated therewith, wherein said subspace is shared by said operating system task, said first subtask and said second subtask.
- 10. The method of claim 9, wherein said subspace comprises a first subspace, and said method further comprises repeating said attaching from said operating system task to define a third subtask having a second subspace address environment as home space within a DU-AL associated with said third subtask, wherein a second application runs under said third subtask, and wherein said first application and said second application are unable to access each other's address environment notwithstanding execution thereof in address register addressing mode.

2

3

4

5

6

7

- 1 11. At least one program storage device readable by a 2 machine, tangibly embodying at least one program of 3 instructions executable by the machine to perform a method 4 for producing a secure subspace for a transaction, said 5 method comprising:
- from an operating system task, attaching a subtask that will restrict application addressing; and
- wherein said attaching includes defining a

  subspace address environment as home space within a

  dispatchable unit access list (DU-AL) associated with

  said subtask.
  - 12. The at least one program storage device of claim
    11, wherein said subtask comprises a first subtask, said
    subspace comprises a first subspace and a first application
    runs under said first subtask, and wherein said method
    further comprises repeating said attaching to define a
    second subtask having a second subspace address environment
    as home space within a DU-AL associated with said second
    subtask, wherein a second application runs under said second
    subtask.
- 1 13. The at least one program storage device of claim
  2 12, wherein said first subspace is isolated from said second
  3 application and said second subspace is isolated from said
  4 first application notwithstanding execution of said first
  5 application or said second application in address register
  6 addressing mode.

- 1 14. The at least one program storage device of claim 2 12, wherein said operating system task and said first 3 subtask share said first subspace, and said operating system 4 task and said second subtask share said second subspace.
- The at least one program storage device of claim 1 15. 12, further comprising repeating said subtask attaching for 2 n additional subtasks, each subtask of said n additional 3 subtasks having a different subspace address environment as 4 home space within its associated DU-AL, wherein each 5 subspace of said first, second and n additional subtasks is 6 isolated from an application running under any other subtask 7 of said first, second and n additional subtasks. 8
- 1 16. The at least one program storage device of claim 2 15, wherein each subspace address environment of said first, 3 second and n additional subtasks comprises a different 4 subspace of an address environment of said operating system 5 task.
- 1 17. The at least one program storage device of claim 2 11, further comprising prior to said attaching:
- 3 creating said subspace;
- adding said subspace to a DU-AL associated with said operating system task;
- assigning a range of storage that an application running in the subspace can access; and
- performing a branch in subspace group (BSG) to make the subspace the active addressing environment.

- 1 18. The at least one program storage device of claim 2 17, wherein said performing the BSG comprises employing a 3 BSG instruction to specify an access list entry (ALET) in 4 the DU-AL associated with said operating system task.
  - 19. The at least one program storage device of claim 11, wherein said subtask comprises a first subtask and a first application runs under said first subtask and wherein said method further comprises creating a second subtask from said first subtask, said creating comprising from said first subtask, attaching said second subtask thereto, said second subtask also having said subspace address environment as home space within a DU-AL associated therewith, wherein said subspace is shared by said operating system task, said first subtask and said second subtask.
  - 20. The at least one program storage device of claim 19, wherein said subspace comprises a first subspace, and said method further comprises repeating said attaching from said operating system task to define a third subtask having a second subspace address environment as home space within a DU-AL associated with said third subtask, wherein a second application runs under said third subtask, and wherein said first application and said second application are unable to access each other's address environment notwithstanding execution thereof in address register addressing mode.

- 1 21. A system for producing a secure subspace for a 2 transaction, said system comprising:
- means for attaching, from an operating system task, a subtask that will restrict application addressing; and
- wherein said means for attaching includes means
  for defining a subspace address environment as home
  space within a dispatchable unit access list (DU-AL)
  associated with said subtask.
- The system of claim 21, wherein said subtask 1 comprises a first subtask, said subspace comprises a first 2 subspace and a first application runs under said first 3 subtask, and wherein said system further comprises means for 4 repeating said attaching to define a second subtask having a 5 second subspace address environment as home space within a 6 DU-AL associated with said second subtask, wherein a second 7 application runs under said second subtask. 8
- 1 23. The system of claim 22, wherein said first
  2 subspace is isolated from said second application and said
  3 second subspace is isolated from said first application
  4 notwithstanding execution of said first application or said
  5 second application in address register addressing mode.
- 1 24. The system of claim 22, wherein said operating 2 system task and said first subtask share said first 3 subspace, and said operating system task and said second 4 subtask share said second subspace.

1	25. The system of claim 22, further comprising means
2	for repeating said subtask attaching for n additional
3	subtasks, each subtask of said n additional subtasks having
4	a different subspace address environment as home space
5	within its associated DU-AL, wherein each subspace of said
6	first, second and n additional subtasks is isolated from an
7	application running under any other subtask of said first,
8	second and n additional subtasks.

- 1 26. The system of claim 25, wherein each subspace 2 address environment of said first, second and n additional 3 subtasks comprises a different subspace of an address 4 environment of said operating system task.
- 1 27. The system of claim 21, further comprising prior 2 to said means for attaching:
- 3 means for creating said subspace;
- means for adding said subspace to a DU-AL associated with said operating system task;
- 6 means for assigning a range of storage that an 7 application running in the subspace can access; and
- 8 means for performing a branch in subspace group
  9 (BSG) to make the subspace the active addressing
  10 environment.
- 1 28. The system of claim 27, wherein said means for 2 performing the BSG comprises means for employing a BSG 3 instruction to specify an access list entry (ALET) in the 4 DU-AL associated with said operating system task.

29. The system of claim 21, wherein said subtask comprises a first subtask and a first application runs under said first subtask and wherein said system further comprises means for creating a second subtask from said first subtask, said means for creating comprising means for attaching said second subtask to said first subtask, said second subtask also having said subspace address environment as home space within a DU-AL associated therewith, wherein said subspace is shared by said operating system task, said first subtask and said second subtask.

30. The system of claim 29, wherein said subspace comprises a first subspace, and said system further comprises means for repeating said means for attaching from said operating system task to define a third subtask having a second subspace address environment as home space within a DU-AL associated with said third subtask, wherein a second application runs under said third subtask, and wherein said first application and said second application are unable to access each other's address environment notwithstanding execution thereof in address register addressing mode.

I	31. A system for producing a secure supspace for a
2	transaction, said system comprising:
3	an operating system transaction manager adapted to
4	attach a subtask to an operating system task, wherein
5	said subtask restricts application addressing; and
6	wherein said attach includes said operating system
7	transaction manager being adapted to define a subspace
8	address environment as home space within a dispatchable
9	unit access list (DU-AL) associated with said subtask.

\* \* \* \* \*


10


## STORAGE ISOLATION EMPLOYING SECURED SUBSPACE FACILITY


#### Abstract of the Disclosure

A secured subspace facility is provided for ensuring isolated storage for transactions running under an operating system main task. Isolation is achieved by attaching, from an operating system task, subtasks that will restrict application addressing. The attaching includes defining a subspace address environment as home space within a dispatchable unit access list (DU-AL) associated with each attached subtask. Multiple subtasks can be attached with each subtask running applications in an isolated address subspace, notwithstanding execution of the applications in address register addressing mode.

#### 1/9 CLARK et al. POU9-2000-0030-US1







#### 3/9 POU9-2000-0030-US1






fig. 3B










fig. 4C

6/9 POU9-2000-0030-US1









fig. 6



Docket No. POU9-2000-0030-US1

### **Declaration and Power of Attorney For Patent Application English Language Declaration**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for

·	ought on the invention  ON EMPLOYING SECU	RED SUBSPACE FACILITY	
the specification of	which		
(check one)			
is attached here	eto.		
□ was filed on		as United States Application N	o. or PCT International
Application Num			
and was amend	ed on		
		(if applicable)	
I hereby state that I including the claims	have reviewed and ur , as amended by any	nderstand the contents of the above amendment referred to above.	identified specification,
l acknowledge the cknown to me to be Section 1.56.	duty to disclose to the material to patentab	United States Patent and Tradema	ork Office all information of Federal Regulations,
Section 365(b) of a any PCT Internation States, listed below	iny foreign application mal application which and have also identif certificate or PCT Inte	under Title 35, United States Code (s) for patent or inventor's certificated designated at least one country fied below, by checking the box, any ernational application having a filing	te, or Section 365(a) of other than the United y foreign application for
Prior Foreign Applic	ation(s)		Priority Not Claimed
(Number)	(Country)	(Doy/Month Week Filed	
(Number)	(Country)	(Day/Month/Year Filed	) _
(Number)	(Country)	(Day/Month/Year Filed	
(Number)	(Caata.)	(D = 184 = 18 A / = 70 )	
(Number)	(Country)	(Day/Month/Year Filed	)
TO-SB-01 (9-95) (Modified)		P02/REV02 Patent and Trademark	Office-U.S. DEPARTMENT OF COMME

Form P

I hereby claim the benefit under application(s) listed below:	35 U.S.C. Section 119(e)	of any United States provisional
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
U.S.C. Section 112, I acknowledge Office all information known to me	e the duty to disclose to the Le to be material to patentabi le between the filing date of t	rovided by the first paragraph of 35 Jnited States Patent and Trademark ility as defined in Title 37, C. F. R., the prior application and the national
(Application Serial No.)	(Filing Date)	(Status)
		(patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(patented, pending, abandoned)  (Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

(patented, pending, abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (*list name and registration number*)

William B. Porter, Reg. No. 33,135 Floyd A. Gonzalez, Reg. No. 26,732 Lynn L. Augspurger, Reg. No. 24,227 William A. Kinnaman, Jr., Reg. No. 27,650 Lily Neff, Reg. No. 38,254 Marc A. Ehrlich, Reg. No. 39,966 Lawrence D. Cutter, Reg. No. 28,501

Christopher A. Hughes, Reg. No. 26,914 Edward A. Pennington, Reg. No. 32,588 John E. Hoel, Reg. No. 26,279 Joseph C. Redmond, Reg. No. 18,753 Jeff Rothenberg, Reg. No. 26,429 Kevin P. Radigan, Reg. No. 31,789 Blanche E. Schiller, Reg. 35,670

Send Correspondence to: Kevin P. Radigan, Esq.

**HESLIN & ROTHENBERG, P.C.** 

5 Columbia Circle Albany, NY 12203

Direct Telephone Calls to: (name and telephone number)

Kevin P. Radigan, Esq. (518) 452-5600

Full name of sole or first inventor CARL E. CLARK

Sole or first inventor's signature

Date

Residence

46 Bart Drive, Poughkeepsie, NY 12603

Citizenship

**United States of America** 

Post Office Address

46 Bart Drive, Poughkeepsie, NY 12603

Full name of second inventor, if any
STEVEN J. GREENSPAN

Second inventor's signature

Residence
25 Fallkill Road, Hyde Park, NY 12538

Citizenship
United States of America

Post Office Address
25 Fallkill Road, Hyde Park, NY 12538